

**TITLE: ELECTROMECHANICAL MODULE, FOR HOLDING IC-CHIPS
IN A CHIP TESTING SYSTEM, THAT SYNCHRONIZES AND
TRANSLATES TEST SIGNALS TO THE IC-CHIPS**

RELATED CASES

The present invention, as identified by the above title, is related to one other invention which is entitled "SINGLE-TRANSISTOR TWO-RESISTOR CIRCUIT WHICH
5 TRANSLATES TEST SIGNALS TO SELECTABLE VOLTAGE LEVELS".

Both inventions are described herein with a single Detailed Description. Patent applications on both inventions were filed concurrently in the U.S. Patent Office on January ___, 2004.

BACKGROUND OF THE INVENTION

The present invention relates to systems for testing integrated circuit chips (IC-chips). More particularly, the present invention relates to the structure of modules in the above systems which hold the IC-chips in sockets on circuit boards while the IC-chips are tested.

In the prior art, one system for testing IC-chips is disclosed in U.S. patent 6,363,510 by J. Rhodes et al. which is entitled "AN ELECTRONIC SYSTEM FOR TESTING CHIPS HAVING A SELECTABLE NUMBER OF PATTERN GENERATORS THAT CONCURRENTLY BROADCAST DIFFERENT BIT STREAMS TO SELECTABLE SETS OF CHIP DRIVER CIRCUITS". A block diagram of the above prior art system is shown in Fig. 1 of the '510 patent, and that figure is reproduced herein as Fig. 1.

Inspection of Fig. 1 shows that the chip testing system of patent '510 includes a plurality of chip holding modules, each of which is identified by reference numeral 10. Each chip holding module 10 is comprised of one printed circuit board 10b on which several sockets 10c are soldered, and each socket is structured to hold one IC-chip 10a that is to be tested.

The chip testing system of Fig. 1 also includes a separate chip driver module 11 for each chip holding module 10. In operation, the chip driver modules 11 send test signals to the IC-chips 10a on the chip holding modules 10, and the chip driver modules 11 also receive output signals from the IC-chips 10a as a response. All of these signals travel between the IC-chips 10a and the chip driver modules 11 via conductors 10 on the chip

holding modules, connectors 10d on the chip holding modules, matching connectors (not shown) on the chip driver modules, and cables (shown as solid lines) which extend from one connector to another.

5 In order to be able to test many different types of IC-chips 10a with the system of Fig. 1, the test signals which are sent to the IC-chips need to have selectable voltage levels. For example, some types of IC-chips operate with test signals of "0" and "2.0"
10 volts, whereas other types of IC-chips operate with test signals of "0" and "1.5" volts. Test signals with such different voltage levels are generated by including in each chip driver module 11, one signal translator circuit for each test signal which that chip driver module sends
15 to an IC-chip 10a.

Now, a major drawback with the above chip testing system of patent '510 is that the total number of signal translators, connectors, and cables to those connectors which are required to generate and send the
20 test signals is very large. This is evident from the following numerical example.

In a typical chip testing system which meets the industry standard called IEEE1149.1, each IC-chip 10a is tested by sending twenty test signals in parallel to
25 the IC-chip and by receiving one signal in response. The twenty test signals that are sent to each IC-chip 10a are called TCK, TDI, TMS, HFCLK and vectors V1 thru V16. The one signal that is received from each IC-chip as a response is called TDO. Also, the number of sockets 10c
30 in each chip holding module 10 is typically at least sixteen, and the number of chip holding modules 10 in one chip testing system is typically at least ten. Fig. 2 of

th '510 patent shows a system with eleven chip holding modules.

Multiplying twenty times sixteen times ten yields a total of three thousand two hundred. Thus, at least that many signals need to be translated and carried by the connectors, with their cables, in the Fig. 1 system of patent '510. But all of those components add cost to the system and thereby make the system less competitive in the market place.

10 To address the above problem, each chip holding module 10 and each driver module 11 in the Fig. 1 system of patent '510 can be modified as shown herein in Fig. 1A. There, the modified chip holding module is indicated by reference numeral 10', and the modified chip driver
15 module is indicated by reference number 11'.

In the modified chip driver module 11', the voltage levels of the signals TCK, TDI, TMS, HFCLK, and V1-V16 are translated from zero and VH1 to zero and VH2 by a single set of signal translator circuits 11x. The
20 voltage level VH2 is determined by the magnitude of an analog V+ input to each signal translator circuit 11x. One such signal translator in the prior art, which is actually used in the chip testing system of patent '510, is the Edge 692 Dual Pin Electronics Driver from Semtech
25 Corporation of California.

All of the above voltage translated signals in Fig. 1A are carried by a single cable 10x from a single connector 11y on the modified driver module 11' to a single connector 10y on the modified chip holding module
30 10'. A single bus 10z on the modified chip holding module 10' carries the voltage translated signals from the connector 10y to all of the IC-chips 10a. The TDO

signals from the IC-chips 10a are sent back to the modified driver module 11' over another cable with a connector on each end (not shown).

However, with the single bus structure of Fig. 1A, several other technical drawbacks arise. For example, suppose that one of the IC-chips 10a has a defect which shorts a particular input on the chip to ground. Then, if the shorted input receives a test signal from the bus 10z, the bussed test signal will be forced low on all of the IC-chips 10a which are held by the sockets 10c on the chip holding module 10'. Thus, all of the IC-chips 10a will fail their test even though only one IC-chip has a defect.

Accordingly, a primary object of the present invention is to provide a novel architecture for a module that holds IC-chips in a chip testing system which overcomes the above problems.

BRIEF SUMMARY OF THE INVENTION:

The invention which is claimed herein is an electromechanical module, for holding IC-chips in a chip testing system, which has a novel structure. This module includes a circuit board having a plurality of sockets mounted thereon, where each socket is structured to hold one IC-chip that is to be tested. Also, each socket has a corresponding register on the circuit board, where each register has N data inputs and one clock input which synchronizes the storing of signals from the N data inputs into the register. In addition, a bus is on the circuit board, which -a) sends a timing pulse to the clock input on all of the registers in parallel, and b) concurrently sends a clock signal and N-1 test signals to the N data inputs on all of the registers. Further, each socket has N input terminals that are connected to N outputs on a respective set of signal translators on the circuit board, and each set of signal translators has N inputs that are connected to N data outputs on the socket's corresponding register.

One particular advantage which is achieved with the above electromechanical module is that all of the test signals can be sent to the bus from an external source via a single cable and a single connector to the bus. This greatly reduces cable costs and connector costs in systems which test large numbers of IC-chips concurrently, where each IC-chip that is tested is sent multiple test signals in parallel.

A second advantage which is achieved with the above electromechanical module results from each socket having input terminals that are connected to the outputs

of a r s p e c t i v e s t o f s i g n a l t r a n s l a t o r s . D u e t o t h a t s t r u c t u r e , a d e f e c t i v e I C - c h i p i n a n y o n e s o c k e t w i l l n o t a d v e r s e l y e f f e c t t h e t e s t i n g o f a n o t h e r c h i p i n a n y o t h e r s o c k e t .

5 A t h i r d a d v a n t a g e w h i c h i s a c h i e v e d w i t h t h e a b o v e c h i p h o l d i n g m o d u l e r e s u l t s f r o m t h e r e g i s t e r s b e i n g c o u p l e d b e t w e e n t h e b u s a n d t h e s i g n a l t r a n s l a t o r s . D u e t o t h a t s t r u c t u r e , t h e t e s t s i g n a l s c a n b e g e n e r a t e d a n d s e n t t o t h e b u s w i t h a l a r g e d e g r e e o f s k e w , w h i l e a t
10 t h e s a m e t i m e , t h e I C - c h i p s c a n b e t e s t e d a t a h i g h f r e q u e n c y .

 A s o n e m o d i f i c a t i o n , a m u l t i p l e x o r i s a d d e d t o t h e c h i p h o l d i n g m o d u l e s u c h t h a t t h e o u t p u t s f r o m a l l o f t h e s i g n a l t r a n s l a t o r s a r e c o u p l e d b a c k t o t h e b u s . T h i s
15 m o d i f i c a t i o n a c h i e v e s t h e a d d i t i o n a l a d v a n t a g e o f b e i n g a b l e t o s e l f t e s t t h e o p e r a t i o n o f a l l o f t h e r e g i s t e r s a n d s i g n a l t r a n s l a t o r s w h i c h a r e i n t h e c h i p h o l d i n g m o d u l e .

BRIEF DESCRIPTION OF THE DRAWINGS:

Fig. 1 shows a block diagram of a prior art system for testing IC-chips, which has certain technical drawbacks.

5 Fig. 1A shows a modification which can be made to a chip driver module and a chip holding module in the prior art system of Fig. 1 which avoids the technical drawbacks of that system, but which introduces different drawbacks.

10 Fig. 2 shows a module for holding IC-chips which has a novel structure and which is one preferred embodiment of a first invention that is disclosed herein that overcomes the drawbacks of the system of Fig. 1 and the chip holding module of Fig. 1A.

15 Fig. 3A shows one particular advantage which is achieved with the chip holding module of Fig. 2.

 Fig. 3B shows that the chip holding module of Fig. 1A does not achieve the advantage that is illustrated in Fig. 3A.

20 Fig. 4A shows another advantage which is achieved with the chip holding module of Fig. 2.

 Fig. 4B shows that the chip holding module of Fig. 1A does not achieve the advantage that is illustrated in Fig. 4A.

25 Fig. 5 shows a signal translator, for use in the chip holding module of Fig. 2, which has a novel structure and which is a preferred embodiment of a second invention that is disclosed herein.

30 Fig. 6 shows one particular advantage which is achieved with the signal translator of Fig. 5.

Fig. 7A shows another advantage which is achieved with the signal translator of Fig. 5.

Fig. 7B shows how one particular modification to the signal translator of Fig. 5 affects the advantage
5 that is illustrated in Fig. 7A.

Fig. 8 shows a modification that can be made to the chip holding module of Fig. 2.

Fig. 9 shows another modification that can be made to the chip holding module of Fig. 2.

10 Fig. 10 shows still another modification that can be made to the chip holding module of Fig. 2.

DETAILED DESCRIPTION:

In Fig. 2, reference numeral 20 identifies an electromechanical module for holding IC-chips in a chip testing system, which has a novel overall architecture. This module 20 is one preferred embodiment of a first invention that will be described. Also in Fig. 2, reference numeral 25 identifies several signal translator circuits in the module 20. Preferably, each signal translator circuit 25 has a novel internal structure which is described later in conjunction with Fig. 5, and is a second invention.

Inspection of Fig. 2 shows that the electromechanical module 20 is comprised of several components 21 - 33. Each of these components is described below in TABLE 1.

TABLE 1

| | <u>Component</u> | <u>Description</u> |
|----|------------------|--|
| 20 | 21 | Component 21 is a circuit board which holds all of the other components 22 - 33. |
| 25 | 22 | Component 22 is a connector which - a) receives the signals TDI, TMS, TCK, V1-V16, V+, and HFCLK that were previously defined; and b) receives a new timing signal "STROBE". All of th s signals are |

10

15

20

25

cjf\appl\550701.doc

25 Each component 25 is a signal translator circuit. For each IC-chip which can be tested concurrently on the module 20, separate signal translator circuits 25 are provided for the signals TDI, TMS, TCK, V1-V16, and HFCLK.

5

10 26 Each component 26 is a conductor which connects one particular output 0 of one particular register 23 to a signal input on one signal translator circuit

15 25.

27 Component 27 is a conductor which carries the V+ control voltage from the connector 22 to a control input on every signal translator circuit 25.

20

28 Each component 28 is a socket which is structured to hold one IC-chip that is to be tested. In the embodiment of Fig. 2, each socket 28 is coupled

25

through the signal translator circuits 25 to a separate register 23.

- 5 29 Each component 29 is a conductor which connects the output of one particular signal translator circuit 25 to an input terminal on one particular socket 28.
- 10
- 30 Each component 30 is an IC-chip (which needs to be tested) that is held by one of the sockets 28.
- 15 31 Component 31 is a conductor which carries the signal HFCLK from the connector 22 to one signal translator circuit 25 for each socket
- 20
- 32 Each component 32 is a conductor which carries the HFCLK signal from the output of one signal translator circuit to an input terminal on socket 28.
- 25

33 Each component 33 is a conductor which carries the output signal TDO from the IC-chip 30 in one socket 28 to a second connector (not shown) on the circuit board 21.

In operation, all of the signals TDI, TMS, TCK, V1-V16, STROBE, V+, and HFCLK are sent to the connector 22 over one cable 40 from another module (not shown) in the chip testing system. For example, if module 20 replaces the chip-holding module 10 in the prior art system of Fig. 1, then the driver module 11 in Fig. 1 will send the signals TDI, TMS, TCK, V1-V16, STROBE, V+, and HFCLK on the cable 40 in Fig. 2.

From the connector 22, the signals TDI, TMS, TCK, V1-V16 and STROBE are sent on the bus 24 to all of the registers 23. Each register 23 stores the signals TDI, TMS, TCK and V1-V16 in synchronization with the rising edge of zero to VH1 volts in the STROBE signal.

From the outputs 0 of the registers 23, the signals TDI, TMS, TCK, and V1-V16 are sent on the conductors 26 to the signal translator circuits 25. These signal translator circuits 25 generate signals on their outputs which replicate the signals on the conductors 26, but at voltage levels of zero and VH2.

From the signal translator circuits 25, the signals TKI, TMS, TCK and V1-V16 are sent on the conductors 29 to input terminal on the sockets 28. All of those signals then pass through the sockets 28 to the IC-chips 30 which the sockets hold.

In each IC-chip 30, an output signal TDO is generated in response to the signals TDO, TMS, TCK, and V1-V16 plus the HFCLK signal. The HFCLK signal is sent to each IC-chip 30 asynchronously with respect to the signals TDO, TRS, TCK, and V1-V16.

The output signals TDO from the IC-chip 30 are sent on the conductors 33 to a connector (not shown) on the circuit board 21, and from there the output signals TDO are sent over a cable to another module where they are compared against an expected result. For example, if module 20 replaces the chip holding module 10 in the prior art system of Fig. 1, then the TDO signals are compared with the expected results on the driver module 11.

One particular advantage which is achieved with the chip holding module 20 of Fig. 2 is that all of the signals TDI, TMS, TCK, V1-v16, STROBE, V+, and HFCLK can be sent to the bus 24 from an external source via a single cable 40 and a single connector 22 to the bus 24. This greatly reduces the total number of cables and connectors and their associated costs in systems which test large numbers of IC-chips concurrently, where each IC-chip that is tested receives multiple test signals in parallel.

A second advantage which is achieved with the chip holding module 20 of Fig. 2 results from each socket 22 having input terminals that are connected to the outputs of a respective set of signal translators 25. Due to that structure, a defective IC-chip 30 in any one socket 28 will not adversely effect the testing of another chip in any other socket.

For example, Fig. 3A shows the above structure from module 20 under the condition where the left most IC-chip 30 has a particular type of defects which shorts one of its input terminals to zero volts (or ground). This is indicated by reference numeral 51. When that condition occurs, the zero volts on the shorted input terminal of the defective IC-chip will not be propagated to any input terminal of any other IC-chip in the sockets 28.

By comparison, Fig. 3B shows the sockets 10c and the bus 10z from Fig. 1A under the condition where the left most IC-chip 10a has a defect which shorts one of its input terminals to ground. This is indicated by reference numeral 52. When that condition occurs, the zero volts on the shorted input terminal of the defective IC-chip is propagated on the bus 10z to the same input terminal of every other IC-chip in the sockets 10c. This is indicated by reference numeral 53.

A third advantage which is achieved with the chip holding module 20 of Fig. 2 results from the registers 23 being coupled between the bus 24 and signal translators 25. This advantage is illustrated in Figs. 4A and 4B.

In Fig. 4A, three voltage waveforms 61, 62 and 63 respectively show the signals STROBE, TCK, and TDI on the bus 24. In those waveforms, the hatched regions indicate when the signals TCK and TDI can change state relative to the STROBE signals.

Also in Fig. 4A, two voltage waveforms 64 and 65 respectively show the signals TCK and TDI as they occur on the outputs of the registers 23. These signals

hav no skew relativ to each other b caus they are both loaded into the r gisters 23 in synchronization with ach low-to-high transition 61a of the STROBE signal 61.

Further in Fig. 4A, two other voltage waveforms
 5 66 and 67 respectively show the signals TCK and TDI at the input terminals of an IC-chip 30 in module 20. A small amount of skew occurs between the signals 66 and 67 due to variations in propagation delay on the conductors 26, through the signal translators 25, on the conductors
 10 29, and through the sockets 28.

By comparison, in Fig. 4B, two voltage waveforms 68 and 69 respectively show the signals TCK and TDI at the input terminals of the IC-chips 10a in module 10' of Fig. 1A. In these waveforms, the hatched region
 15 indicate when the signals change state relative to the TCK signal.

To make a fair comparison between the voltage waveforms of Fig. 4B and Fig. 4A, the hatched regions of the waveforms in Fig. 4B have the same time duration as
 20 the hatched regions of the waveforms in Fig. 4A. This means that waveforms in Fig. 1A are generated and propagated on the bus 10z with the same degree of precision that the waveforms in Fig. 2 are generated and propagated on the bus 24.

Inspection of Fig. 4A shows that the TDI waveform 67 is stable for a time interval T1 before and after each low-to-high transition in the TCK waveform 66. By comparison, inspection of Fig. 4B shows that the TDI waveform 69 is stable for a smaller time interval T2
 30 before and after each low-to-high transition in the TCK waveform 68.

As the frequency of the TCK signal is increased, the period ΔT of that signal will decrease from that which is shown in Figs. 4A and 4B. But, as the frequency of the TCK signal is increased, the time duration of the hatched regions which are shown in Figs. 4A and 4B will stay the same. Thus, as the frequency of the TCK signal is increased, the time intervals T1 and T2 which are shown in Figs. 4A and 4B will decrease.

But the time intervals T1 and T2 must have a certain minimum duration in order for the TCK and TDI signals to be operable with the IC-chips that they are testing. Therefore, the maximum frequency at which the IC-chips can be tested with the waveforms 66 and 67 of Fig. 4A is larger than the maximum frequency at which the IC-chips can be tested with the waveforms 68 and 69 of Fig. 4B.

Note that in Figs. 4A and 4B, the signals TMS and V1-V16 are not shown. However, the voltage waveform for each of those signals is the same as the illustrated waveform for the TDI signal. Thus, everything that is said above with respect to the signal TDI also applies to each of the signals TMS and V1-V16.

All three of the above described advantages are obtained with module 20 of Fig. 2 without requiring the signal translators 25 to have any one particular internal structure. For example, these advantages are obtained even when each signal translator 25 is the prior art Edge 692 translator which is previously identified in the Background of the Invention.

However, in Fig. 2, each signal translator is represented by a triangle with an internal asterisk, and

the asterisk indicates that each signal translator preferably has a novel structure that is shown in Fig. 5. By comparison, in Fig. 1A, each prior art signal translator 11x is represented by just a triangle.

5 Inspection of Fig. 5 shows that the signal translator 25 includes components R1, TR1, R2, Lf, and Rf. Each of these components is described below in TABLE 2.

TABLE 2

| 10 | <u>Component</u> | <u>Description</u> |
|----|------------------|---|
| | R1 | Component R1 is a resistor. In the Fig. 5 embodiment, the resistor R1 is fifty ohms. |
| 15 | TR1 | Component TR1 is an N-channel field effect transistor. |
| | Rf | Component Rf is a resistor. In the Fig. 5 embodiment, the resistor Rf is one-hundred-sixty ohms. |
| 20 | | |
| | Lf | Component Lf is an inductor. In the Fig. 5 embodiment, the inductor Lf is two-hundred-twenty nano-henrys. |
| 25 | | |

R2 Compon nt R2 is a resistor.
 In th Fig. 5 embodiment,
 the resistor R2 is one-
 hundred-twenty-one ohms.

5 In operation, the resistor R1 receives a
 selectable voltage V+ on conductor 27 from a voltage
 source. Fig. 5 shows this voltage source as being
 comprised of a digital-to-analog converter 71 which is
 followed by a unity gain analog amplifier 72.

10 The magnitude of the V+ voltage from amplifier
 72 is selected by digital signals on the input terminals
 71a of the digital-to-analog converter 71. In Fig. 5,
 the V+ voltage from amplifier 72 ranges from 0.50 volts
 to 3.15 volts, as one example.

15 Transistor TR1 has a gate which is connected by
 conductor 26 to the output O of one of the registers 23.
 When the output voltage from register 23 is high,
 transistor TR1 turns ON. When the output voltage from
 register 23 is low, transistor TR1 turns OFF.

20 In the ON state, transistor TR1 provides a
 conductive path through its current channel.
 Consequently, current flows from conductor 27 to ground
 through resistor R1, transistor TR1, resistor Rf and
 inductor Lf in parallel, and resistor R2. By comparison,
 25 in the OFF state, the above current stops flowing.

 When the above current is flowing, that current
 has a steady state magnitude of V+ divided by the total
 resistance through resistor R1, resistor R2, and the
 current chann l of transistor TR1. That current through
 30 resistor R2 produces the output voltage on conductor 29.

One practical value of the resistance through the current channel of transistor TR1, when that transistor is turned ON, is 4.5 ohms. With that "ON resistance", the high output voltage on conductor 29 in Fig. 5 ranges from 0.33 volts to 2.10 volts as the V_+ voltage is varied from 0.50 volts to 3.15 volts. The low output voltage on conductor 29 is always ground (or zero volts).

One advantage which is obtained with the signal translator 25 of Fig. 5 is that the amount of electrical power which the signal translator dissipates is very small. This will now be explained with reference to equations 1-9 in Fig. 6.

Equation 1 says that the maximum steady state power which is dissipated by the signal translator 25 of Fig. 5, is equal to the square of the maximum steady state current through transistor TR1 times each resistance which that current passes through. Next, equation 2 gives an expression for the maximum steady state current through transistor TR1. In that expression, the term of 3.15 is the maximum voltage that occurs on conductor 27.

Next, equation 3 says that the ON-resistance through the current channel of transistor TR1 has an average value of 4.5 ohms which can vary from one transistor to another by up to 50%. Thus the minimum ON-resistance through transistor TR1 is only 2.25 ohms.

Substituting 2.25 ohms for R_{ON} in equation 2 yields equation 4. There, the maximum current through transistor TR1 is calculated to be 17.6 milliamps.

N xt, equation 5 is obtained by substituting 17.6 milliamps for MAX CURRENT in equation 1, and substituting 2.25 ohms for R-ON in equation 1. With equation 5, the maximum power dissipation of the Fig. 5 signal translator is calculated to be 55.6 milliwatts.

By comparison, page 10 of the data sheet for the prior art EDGE 692 signal translator (which was previously identified by reference numeral 11x in Fig. 1A) shows the maximum power dissipation per chip is 3.0 watts and the minimum power dissipation per chip is 1.5 watts. One chip consists of two signal translators. This data is restated in Fig. 6 by equation 6.

Equation 7 of Fig. 6 compares the maximum power dissipation in the signal translator 25 of Fig. 5 to the maximum power dissipation in one EDGE 692 signal translator. The comparison is 0.055 watts versus 1.5 watts.

Equation 8 of Fig. 6 compares the minimum power dissipation in the signal translator 25 of Fig. 5 to the minimum power dissipation in one EDGE 692 signal translator. That comparison is 0.00 watts to 0.75 watts.

Equation 9 of Fig. 6 compares the average power dissipation in the signal translator 25 of Fig. 5 to the average power dissipation in one EDGE 692 signal translator. This comparison is made by assuming that when an IC-chip is tested, the maximum power dissipations in the signal translators occur half of the time, and the minimum power dissipations in the signal translators occur half of the time. Equation 9 shows that the average power dissipation in the signal translator 25 of Fig. 5 is smaller than the average power dissipation in

one EDGE 692 signal translator by more than a factor of 40.

To appreciate the significance of this power reduction, consider the chip testing system which has ten
 5 of the chip holding modules 20 of Fig. 2, where each module 20 has sixteen sockets 28, and where each socket receives the signals TCK, TDI, TMS, V1-V16, and HFCLK from a separate set of twenty signal translators. Then, in the case where the signal translators 25 of Fig. 5 are
 10 used, the total average power dissipation is $(16) \times (10) \times (20) \times (0.27)$ watts or 86 watts. But in the case where the EDGE 692 signal translator is used, the total average power dissipation is $(16) \times (10) \times (20) \times (1.12)$ watts or 3,584 watts!

15 A second advantage which is obtained with the signal translator 25 of Fig. 5 is that no voltage overshoot occurs in the output signal on conductor 29 when that signal switches from a low state to a high state. Likewise, no voltage undershoot occurs in the
 20 output signal on conductor 29 when that signal switches from a high state to a low state.

The above advantage is shown in Fig. 7A. There, the output signal on conductor 29 is the voltage waveform 81. To obtain the voltage waveform 81, the
 25 signal translator 25 of Fig. 5 was built and tested, and the voltage waveform on conductor 29 was obtained with an oscilloscope.

No voltage overshoot and no voltage undershoot occurs in the voltage waveform 81 because in the signal
 30 translator 25 of Fig. 5, the resistor R_f and the inductor L_f operate as a low pass filter. That filter prevents

high frequency voltage spikes from occurring on the output conductor 29.

A third advantage which is obtained with the signal translator 25 of Fig. 5, is that it consists of only the five components R1, TR1, Rf, Lf, and R2. This is important in reducing costs in chip testing systems which use the signal translators in large quantities.

One preferred embodiment of an electromechanical module for holding IC-chips in a chip testing system, as well as one preferred embodiment of a signal translator for use in the above module, have now been described in detail. In addition however, the following modifications can be made to those details without departing from the nature and spirit of the invention.

As one modification, the total number of components in each signal translator 25 can be reduced from five to just three by eliminating the resistor Rf and the inductor Lf. With this modification, resistor R2 and conductor 29 are connected directly to transistor TR1.

When the above modification is made, the signal on conductor 29 has voltage overshoots and voltage undershoots as shown by waveform 82 in Fig. 7B. However, if the IC-chips which are being tested can tolerate those voltage overshoots and undershoots, the resistor Rf and inductor Lf can be eliminated from each signal translator to reduce the cost of the chip testing system.

As another modification, the order of the components R1 and TR1 in the signal translator 25 in Fig. 5 can be reversed. With this modification, transistor

TR1 is connected directly to conductor 27, and resistor R1 is connected between transistor TR1 and the parallel combination of resistor Rf and inductor Lf.

Also, this re-ordering of the components R1 and TR1 can be made together with the previously described modification in which the components Rf and Lf are eliminated. In that case, transistor TR1 is connected directly to conductor 27, and resistor R1 is connected between transistor TR1 and resistor R2.

As still another modification, digital multiplexors can be added to module 20 of Fig. 2 which selectively couple the signals TDI, TRS, TCK, and V1-V16 from each socket 28 back to the bus 24. One such multiplier 91 is shown in Fig. 8. The multiplexors 91 in Fig. 8 is repeated for each socket 28 in module 20 of Fig. 2.

Multiplexor 91 has separate inputs "I" and separate outputs "O" for each of the signals TDI, TMS, TCK, and V1-V16. Multiplexor 91 also has one enable input E. All of the signals on the inputs "I" are regenerated on the outputs "O" when the enable input E receives a control signal EN(i) is high. Otherwise, when the control signal EN(i) is low, the outputs "O" are an open circuit.

With the above modification, the operation of each register 23 and the operation of each set of signal translators 25 with that register can be self tested by an external source. This external source can, for example, be the driver module 11 in the chip testing system in Fig. 1. The self test is performed by the following sequence.

To begin, the signals TDI, TCK, TMS, and V1-V16 are sent on the bus 24 by the external source. Next the external source generates the STROBE signal with a low-to-high voltage transition which causes the signals TDI, TCK, TMS, and V1-V16 to be loaded into all of the registers 23. Then the external source sequentially generates one separate control signal EN(i) for each socket 28. While each control signal is in a high voltage state, the external source checks the signals that are fed back to the bus 24 by the digital multiplexor 91.

As yet another modification, analog multiplexors can be added to module 20 of Fig. 2 which selectively couple the signals TDI, TRS, TCK, and V1-V16 from each socket 28 back to the bus 24. One such multiplexor 92 is shown in Fig. 9. The multiplexor 92 in Fig. 9 is repeated for each socket 28 in module 20 of Fig. 2.

Multiplexor 92 includes separate N-channel field effect transistors for each of the signals TDI, TMS, TCK, and V1-V16. Each transistor has a gate which receives the externally generated control signal EN(i).

With the multiplexor 92, the analog voltage levels of the signals TDI, TMS, TCK, and V1-V16 from the signal translators 25 can be checked. To do that, the same test sequence is performed that was described above in conjunction with Fig. 8. But, while each control signal EN(i) is high, the actual output voltage from the signal translators 25 are checked on the bus 24.

As still another modification, a separate register 23 need not be provided for each socket 28 in

module 20 of Fig. 2. Instead, one register 23 can be shared by two or more sockets 28. This modification is shown in Fig. 10.

5 With the modification of Fig. 10, all three of the advantages that were previously described in conjunction with module 20 of Fig. 2 are still obtained. For example, a defective IC-chip 30 in the left socket in Fig. 10 will not adversely effect the testing of another chip in the right socket in Fig. 10.

10 Also, the modification of Fig. 10 can be made in combination with any of the previously described modification. For example, to combine the modification of Fig. 8 with the modification of Fig. 10, one digital multiplexor 91 is added for the left socket in Fig. 10
15 and another digital multiplexor 91 is added for the right socket.

As yet another modification, the particular values of resistance and inductance that are given in TABLE 2, for each of the components in the signal
20 translator 25 of Fig. 5, can be changed. However, one preferred limitation in that the resistors R1 and R2 remain large enough to keep the maximum power dissipation in the signal translator 25 to less than one-tenth of one watt. That maximum power dissipation is only 0.055 watts
25 for the TABLE 2 values of the resistors R1 and R2, as was previously calculated by equations 1-5 of Fig. 6.

Also, a second preferred limitation in that the resistors R1 and R2 have substantially larger magnitudes, and smaller tolerances, than the ON-resistance through
30 the current channel of transistor TR1. Due to this limitation, the output voltages from the signal

translator 25 are insensitive to variations in the ON-resistance of transistor TR1.

For example, in equation 3 of Fig. 6, the ON-resistance of transistor TR1 is 4.5 ohms with a tolerance of 50%. Such a large tolerance is typical for a field effect transistor that is mass produced. By comparison, the tolerance for resistor R1 and resistor R1 preferably is only 1%.

Using the above values, the largest current through transistor TR1 is V_+ divided by the resistance of $4.5 + 121 + 55 - (4.5)(50\%) - (121 + 55)(1\%)$. This minimum resistance equals 176.5 ohms.

By comparison, the smallest current through transistor TR1 is V_+ divided by the resistance of $4.5 + 121 + 55 + (4.5)(50\%) + (121 + 55)(1\%)$. This maximum resistance equals 184.51 ohms.

The average value of the above two resistances is $(176.5 + 184.5) \div 2$. This equals 180.5 ohms. This average value has a tolerance of $(184.5 - 180.5) \div 180.5$. But, this tolerance is only 2.49%, whereas the tolerance of the ON-resistance for transistor TR1 is 50%.

As still another modification, the N-channel transistor TR1 in the signal translator 25 of Fig. 5 can be changed to a P-channel transistor. With this modification, the P-channel transistor turns ON when the voltage from conductor 26 is low; and, the transistor turns OFF when the voltage from conductor 26 is high. Thus with this modification, the signal translator 25 generates output signals on conductor 29 which are the translated inverse of the input signals that it receives on conductor 27.

Further, as another modification, the total number of sockets 28 in module 20 of Fig. 2 can be any number that will fit on the circuit board 21. Similarly, the total number of signal translators 23 per socket can be any number that is required by the IC-chip which is being tested. Typically, the total number of signal translators 23 on module 20 will be at least fifty.

Also, as another modification, the IC-chips 30 which are held in the sockets 28 can be either packaged or unpackaged, as desired. An unpackaged IC-chip is an integrated circuit by itself. A packaged IC-chip can be 1) an integrated circuit which is mounted on a substrate that has input/output terminals, or 2) an integrated circuit which is completely enclosed in a protective container that has input/output terminals. Thus, the term "IC-chip" as used herein means all of the above items.

Several modifications to module 20 of Fig. 2, and several modifications to the signal translator 25 of Fig. 5, have now been described in detail. Accordingly, it should be understood that the present invention is not limited to the details of just the illustrated preferred embodiments of Figs. 2 and 5, but is defined by the appended claims.